Skip to content

AveryLor/RISC-CPU

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

RISC CPU

A simple 32-bit CPU inspired by the RISC-V ISA.

Project is intended as a deep learning exercise to strenghten our knowledge of both digital logic and computer architecture.

About

Simple RISC based pipelined processor, SystemVerilog implementation

Resources

Stars

5 stars

Watchers

0 watching

Forks

Releases

No releases published

Packages

 
 
 

Contributors